Syntax |
|
Description |
This query returns the value of the read-only Operation Status Event register The bits are latched and reading the register will clear it. The *CLS command can be also used to clear the register. |
Return |
The value returned is the binary-weighted sum of all bits set in the register. For example, if bit 9 (decimal value = 512) and bit 13 (decimal value = 8192) are set, this command will return 8704. |
Usage example |
STAT:OPER? 256 |
Related Commands |
*CLS *STB? STATus:OPERation:ENABle |
Syntax |
|
Description |
This query returns the value of the read-only Operation Status Condition register. |
Return |
The value returned is the binary-weighted sum of all bits set in the register. For example, if bit 9 (decimal value = 512) and bit 13 (decimal value = 8192) are set, this command will return 8704. |
Usage example |
STAT:OPER:COND? 256 |
Related Commands |
STATus:OPERation:ENABle |
Syntax |
||||
Description |
This command and its query set and read the value of the Operation Status Enable register. The Enable register is a mask for enabling specific bits from the Operation Event register to set the operation summary bit 7 (OPER) of the Status Byte register. This bit is the logical OR of all the Operational Event register bits that are enabled by the Operation Status Enable register. |
|||
Return |
Query the Operation Status Enable register. The instrument returns a binary-weighted decimal representing the bits set in the enable register. |
|||
Parameters |
Name |
Type |
Range |
Default |
<value> |
NR1 |
A decimal value which corresponds to the binary-weighted sum of the bits in the register. |
0 |
|
Usage example |
Enable ISUM (bit 13): STAT:OPER:ENAB 8192 |
|||
Related Commands |
*CLS *STB? STATus:OPERation[:EVENt]? |
STATus:OPERation:INSTrument[:EVENt]?
Syntax |
|
Description |
This query returns the value of the read-only Instrument Operation Status Event register. The bits are latched and reading the register will clear it. The *CLS command can be also used to clear the register. |
Return |
The value returned is the binary-weighted sum of all bits set in the register. For example, if bit 1 (decimal value = 2) and bit 2 (decimal value = 4) are set, this command will return 6. |
Usage example |
If bit 2 is set: STAT:OPER:INST? 4 |
Related Commands |
*CLS STATus:PREset |
STATus:OPERation:INSTrument:CONDition?
Syntax |
STATus:OPERation:INSTrument:CONDition? |
Description |
This query returns the value of the read-only Instrument Operation Status Condition register. |
Return |
The value returned is the binary-weighted sum of all bits set in the register. For example, if bit 1 (decimal value = 2) and bit 2 (decimal value = 4) are set, this command will return 6. |
Usage example |
If bit 2 is set: STAT:OPER:INST:COND? 4 |
Related Commands |
STATus:PREset |
STATus:OPERation:INSTrument:ENABle
Syntax |
||||
Description |
Enable bits in the Instrument Operation Status Enable register. The selected bits are then reported to the Operation Status Event register. |
|||
Return |
Query the Instrument Operation Status Enable register. The instrument returns a binary-weighted decimal representing the bits set in the enable register. |
|||
Parameters |
Name |
Type |
Range |
Default |
<value> |
NR1 |
A decimal value which corresponds to the binary-weighted sum of the bits in the register. |
PREset=0 |
|
Usage example |
STAT:OPER:INST:ENAB 6 |
|||
Related Commands |
*CLS STATus:PREset |
STATus:OPERation:INSTrument:ISUMmary[<n>][:EVENt]?
Syntax |
|
Description |
This query returns the value of the read-only Instrument Isummary Operation Status Event register for a specific channel of the instrument represented by numeric value [<n>]. When [<n>] is omitted, the system queries the Instrument Isummary Operation Status Event register of the current channel. The bits are latched and reading the register will clear it. The *CLS command can be also used to clear the register. |
Return |
The value returned is the binary-weighted sum of all bits set in the register. |
Usage example |
If bit 8 and bit 10 on the channel 1 are set (256+1024=1280): STAT:OPER:INST:ISUM1? 1280 |
Related Commands |
*CLS |
STATus:OPERation:INSTrument:ISUMmary[<n>]:CONDition?
Syntax |
|
Description |
This query returns the value of the read-only Instrument Isummary Operation Status Condition register for a specific channel of the instrument represented by numeric value [<n>]. When [<n>] is omitted, the system queries the Instrument Isummary Operation Status Condition register of the current channel. |
Return |
The value returned is the binary-weighted sum of all bits set in the register. |
Usage example |
If bit 8 and bit 10 on the channel 1 are set (256+1024=1280): STAT:OPER:INST:ISUM1:COND? 1280 |
STATus:OPERation:INSTrument:ISUMmary<n>:ENABle
Syntax |
||||
Description |
Enable bits in the Instrument Isummary Operation Status Enable register for a specific channel of the instrument represented by numeric value [<n>]. When [<n>] is omitted, the system queries the Instrument Isummary Operation Status Enable register of the current channel. The selected bits are then reported to the Status Byte.
This command and its query set and read the value of the Operation Status Enable register. The Enable register is a mask for enabling specific bits from the Operation Event register to set the operation summary bit (OPER) of the Status Byte register. This bit (bit 7) is the logical OR of all the Operational Event register bits that are enabled by the Operation Status Enable register |
|||
Return |
Query the Instrument Isummary Operation Status Enable register. The instrument returns a binary-weighted decimal representing the bits set in the enable register. |
|||
Parameters |
Name |
Type |
Range |
Default |
<value> |
NR1 |
A decimal value which corresponds to the binary-weighted sum of the bits in the register. |
0 |
|
Usage example |
The query returns that bit 0, 1 and 4 are set (1+2+16=19): STAT:OPER:INST:ISUM:ENABLE? 19 |
|||
Related Commands |
*CLS STATus:PREset |
Syntax |
|
Description |
This command clears all bits in the Enable registers. |
Return |
None |
Usage example |
STAT:PRE |
Related Commands |
*CLS |
Syntax |
|
Description |
Query the Questionable Status event register. The bits are latched and reading the register will clear it. The *CLS command can be also used to clear the register. |
Return |
The instrument returns a decimal value which corresponds to the binary-weighted sum of all bits in the register. |
Usage example |
STAT:QUES? 8 |
Related Commands |
*CLS |
STATus:QUEStionable:CONDition?
Syntax |
|
Description |
Query the Questionable Status condition register. |
Return |
The instrument returns a decimal value which corresponds to the binary-weighted sum of all bits in the register. |
Usage example |
STAT:QUES:COND? 8 |
Syntax |
||||
Description |
Enable bits in the Questionable Status Enable register. The selected bits are then reported to the Status Byte. When <enable value> is set to 0, executing this command will clear the Questionable Status Enable register. |
|||
Return |
Query the Questionable Status Enable register. The instrument returns a binary-weighted decimal representing the bits set in the enable register. |
|||
Parameters |
Name |
Type |
Range |
Default |
<value> |
NR1 |
A decimal value which corresponds to the binary-weighted sum of the bits in the register. |
0 |
|
Usage example |
The query returns bit 3 4 and 13 are enabled (8+16+8192=8216): STAT:QUES:ENAB? 8216 |
|||
Related Commands |
*CLS STATus:PREset |
STATus:QUEStionable:INSTrument[:EVENt]?
Syntax |
|
Description |
Query the questionable instrument event register. The bits are latched and reading the register will clear it. The *CLS command can be also used to clear the register. |
Return |
The instrument returns a decimal value which corresponds to the binary-weighted sum of all bits in the register and clears the register. |
Usage example |
Result of the query when bit 1 and 2 are set (2+4=6): STAT:QUES:INST? 6 |
Related Commands |
*CLS |
STATus:QUEStionable:INSTrument:CONDition?
Syntax |
|
Description |
Query the questionable instrument condition register. |
Return |
The instrument returns a decimal value which corresponds to the binary-weighted sum of all bits in the register and clears the register. |
Usage example |
Result of the query when bit 1 and 2 are set (2+4=6): STAT:QUES:INST:COND? 6 |
STATus:QUEStionable:INSTrument:ENABle
Syntax |
||||
Description |
Set the value of the questionable instrument enable register. This register is a mask for enabling specific bits from the questionable instrument event register to set the instrument summary bit 13 (ISUM) of the Questionable Status register. The ISUM bit of the Questionable Status register is the logical OR of all the questionable instrument event register bits that are enabled by the questionable instrument enable register. |
|||
Return |
Query the Questionable Instrument Enable register. The instrument returns a binary-weighted decimal representing the bits set in the enable register. |
|||
Parameters |
Name |
Type |
Range |
Default |
<value> |
NR1 |
A decimal value which corresponds to the binary-weighted sum of the bits in the register |
0 |
|
Usage example |
Set bit 1 and 2: STAT:QUES:INST:ENAB 6 |
|||
Related Commands |
*CLS |
STATus:QUEStionable:INSTrument:ISUMmary[<n>][:EVENt]?
Syntax |
|
Description |
Return the value of the Questionable Instrument Isummary Event register for a specific channel of the instrument represented by numeric value [<n>]. When [<n>] is omitted, the system queries the questionable instrument Isummary enable register of the current channel. The event register is a read-only register which holds (latches) all events. Reading the Questionable Instrument Isummary Event register clears it. The *CLS command can be also used to clear the register. |
Return |
The instrument returns a binary-weighted decimal representing the bits set in the enable register. |
Usage example |
STAT:QUES:INST:ISUM1? 512 |
Related Commands |
*CLS |
STATus:QUEStionable:INSTrument:ISUMmary[<n>]:CONDition?
Syntax |
|
Description |
Return the value of the Questionable Instrument Isummary Condition register for a specific channel of the instrument represented by numeric value [<n>]. When [<n>] is omitted, the system queries the questionable instrument Isummary enable register of the current channel. |
Return |
The instrument returns a binary-weighted decimal representing the bits set in the enable register. |
Usage example |
STAT:QUES:INST:ISUM1:COND? 512 |
STATus:QUEStionable:INSTrument:ISUMmary[<n>]:ENABle