

# MS-9642 v2.0

01:BLOCK DIAGRAM  
 02:PLATFORM  
 03:Yonah-1 CPU (HOST BUS)  
 04:Yonah-2 CPU (POWER/GND)  
 05:Yonah-3  
 06:i945GM-1 (HOST)  
 07:i945GM-2 (DMI / VGA)  
 08:i945GM-3 (DDR)  
 09:i945GM-4 (Power-1)  
 10:i945GM-5 (Power-2)  
 11:i945GM-6 (GND)  
 12:ICH7M-1  
 13:ICH7M-2  
 14:ICH7M-3  
 15:Clock Gen -- ICS954310 & FWH  
 16:Audio -- ALC888  
 17:LPC I/O -- W83627EHG  
 18:Giga Lan1 -- Intel 82573L  
 19:Giga Lan2 -- Intel 82573L  
 20:Giga Lan3 -- Intel 82573L/82562  
 21:DDR2 DIMM1  
 22:DDR2 Termination Resistor & 2.5V DAC  
 23:MS-7 ACPI Controller & MS-11 Plus  
 24:CPU Power  
 25:PCI EXPRESS X16 & PCI-1 X 1 Slot  
 26:PCI Slot  
 27:USB Connectors  
 28:FAN & IDE & SATA Conn  
 29:VGA & LVDS  
 30:ATX & Front Panel & LAN Conn & DIO Conn  
 31:COM Port  
 32:Manual Part  
 33:GPIO Setting  
 34:Power Map

## CPU:

Intel Yonah Processor

## System Chipset:

Intel 945GM - GMCH (North Bridge)

Intel ICH7M (South Bridge)

## On Board Chipset:

Clock Generator - ICS954310

LAN -- INTEL 82573L \* 3

LPC Super I/O -- W83627EHG

Azalia ALC888

BIOS -- FWH EEPROM

## Main Memory:

DDR 2 \* 1 (Max 2GB)

## Expansion Slots:

PCI EXPRESS X16 SLOT

PCI EXPRESS X1 SLOT

PCI2.3 SLOT \* 1


## V-core PWM:




IMVP-6 Controller: ISL6262

## System power PWM:



MS-7 & MS-11


# Block Diagram






BSEL1	BSEL0	FREQ
L	H	100 MHz
L	L	133 MHz
H	L	REV
H	H	REV







MICRO-STAR INT'L CO., LTD.			
Title		Dothan- Decoupling	
Size	Document Number	Rev	
Custom	MS-9642 v2.0	1.0	
Date:	Tuesday, May 08, 2007	Sheet	5 of 38












DDR SYSTEM MEMORY A



DDR SYSTEM MEMORY B










Modify TV Disable Circuit.  
All TV power signals connect to 1.5V.  
945GM Design Guide page 188.  
2005.11.3


POWER





Place under the chip.

MICRO-STAR INT'L CO., LTD.			
Title	GMCH5 - Strap / GND		
Size	Document Number	Rev	
Custom	MS-9642 v2.0	1.0	
Date:	Wednesday, May 09, 2007	Sheet	10 of 38










Internal LAN power-off in S3-S5.  
Following Intel schematic checklist.

ICH7-M PART F


A4	VSS[0]	VSS[98]	P28
A23	VSS[1]	VSS[99]	R1
B1	VSS[2]	VSS[100]	R11
B8	VSS[3]	VSS[101]	R12
B11	VSS[4]	VSS[102]	R13
B14	VSS[5]	VSS[103]	R14
B17	VSS[6]	VSS[104]	R15
B20	VSS[7]	VSS[105]	R16
B26	VSS[8]	VSS[106]	R17
B28	VSS[9]	VSS[107]	R18
C2	VSS[10]	VSS[108]	T6
C6	VSS[11]	VSS[109]	T12
C27	VSS[12]	VSS[110]	T13
D10	VSS[13]	VSS[111]	T14
D13	VSS[14]	VSS[112]	T15
D18	VSS[15]	VSS[113]	T16
D21	VSS[16]	VSS[114]	T17
D24	VSS[17]	VSS[115]	T18
F1	VSS[18]	VSS[116]	U4
F2	VSS[19]	VSS[117]	U13
F8	VSS[21]	VSS[118]	U14
F8	VSS[22]	VSS[119]	U15
F10	VSS[23]	VSS[120]	U16
F3	VSS[24]	VSS[121]	U17
F4	VSS[25]	VSS[122]	U24
F5	VSS[26]	VSS[123]	U25
F12	VSS[26]	VSS[124]	U26
F27	VSS[27]	VSS[124]	V2
F28	VSS[28]	VSS[125]	V13
F29	VSS[29]	VSS[126]	V14
G1	VSS[30]	VSS[127]	V15
G2	VSS[31]	VSS[128]	V24
G5	VSS[32]	VSS[129]	V27
G6	VSS[33]	VSS[130]	V28
G9	VSS[34]	VSS[131]	W6
G14	VSS[35]	VSS[132]	W24
G18	VSS[36]	VSS[133]	W25
G21	VSS[37]	VSS[134]	W26
G24	VSS[38]	VSS[135]	Y3
G25	VSS[39]	VSS[136]	Y27
G26	VSS[40]	VSS[137]	Y28
H3	VSS[41]	VSS[138]	AA1
H4	VSS[42]	VSS[139]	AA24
H5	VSS[43]	VSS[140]	AA25
H24	VSS[44]	VSS[141]	AA26
H27	VSS[45]	VSS[142]	AB4
H28	VSS[46]	VSS[143]	AB6
J1	VSS[47]	VSS[144]	AB11
J2	VSS[48]	VSS[145]	AB16
J5	VSS[49]	VSS[146]	AB19
J24	VSS[50]	VSS[147]	AB21
J25	VSS[51]	VSS[148]	AB24
J26	VSS[52]	VSS[149]	AB27
K24	VSS[53]	VSS[150]	AB28
K27	VSS[54]	VSS[151]	AC2
K28	VSS[55]	VSS[152]	AC5
L13	VSS[56]	VSS[153]	AC8
L15	VSS[57]	VSS[154]	AC11
L24	VSS[58]	VSS[155]	AD1
L25	VSS[59]	VSS[156]	AD3
L26	VSS[60]	VSS[157]	AD4
M3	VSS[61]	VSS[158]	AD7
M4	VSS[62]	VSS[159]	AD8
M5	VSS[63]	VSS[160]	AD11
M12	VSS[64]	VSS[161]	AD15
M13	VSS[65]	VSS[162]	AD19
M14	VSS[66]	VSS[163]	AD23
M15	VSS[67]	VSS[164]	AE2
M16	VSS[68]	VSS[165]	AE4
M17	VSS[69]	VSS[166]	AE8
M24	VSS[70]	VSS[167]	AE11
M27	VSS[71]	VSS[168]	AE13
M28	VSS[72]	VSS[169]	AE14
N1	VSS[73]	VSS[170]	AE21
N2	VSS[74]	VSS[171]	AE25
N5	VSS[75]	VSS[172]	AF2
N6	VSS[76]	VSS[173]	AF4
N11	VSS[77]	VSS[174]	AF8
N12	VSS[78]	VSS[175]	AF11
N13	VSS[79]	VSS[176]	AF27
N14	VSS[80]	VSS[177]	AF28
N15	VSS[81]	VSS[178]	AF29
N16	VSS[82]	VSS[179]	AG1
N17	VSS[83]	VSS[180]	AG3
N18	VSS[84]	VSS[181]	AG7
N24	VSS[85]	VSS[182]	AG11
N25	VSS[86]	VSS[183]	AG17
N26	VSS[87]	VSS[184]	AG20
P3	VSS[88]	VSS[185]	AG25
P4	VSS[89]	VSS[186]	AG31
P12	VSS[90]	VSS[187]	AG37
P13	VSS[91]	VSS[188]	AH1
P14	VSS[92]	VSS[189]	AH3
P16	VSS[93]	VSS[190]	AH7
P17	VSS[94]	VSS[191]	AH12
P24	VSS[95]	VSS[192]	AH23
P27	VSS[96]	VSS[193]	AH27
	VSS[97]	VSS[194]	

**PIN AA2,Y7,K7,C28,G20 : VccSus 1.05V for RTCVCC**





(FSLC,FSLB,FSLA)	CPU MHz	PCIEX MHz	PCI MHz
( 0 , 0 , 0 )	266.66	100.00	33.33
( 0 , 0 , 1 )	133.33	100.00	33.33
( 0 , 1 , 0 )	200.00	100.00	33.33
( 0 , 1 , 1 )	166.66	100.00	33.33
( 1 , 0 , 0 )	333.33	100.00	33.33
( 1 , 0 , 1 )	100.00	100.00	33.33
( 1 , 1 , 0 )	400.00	100.00	33.33
( 1 , 1 , 1 )		RESERVED	



If you place the jumper very closed to FWH bios socket, please use the same clock with FWH. But if you can not place it so close, please use another clock to support it.

Place Cap. as Close to FWH< 350 mil

**FWH Resistors**

default is high

The circuit diagram shows four red lines labeled PRES1, PRES2, PRES3, and PRES4. Each line has a resistor (R724, R725, R726, R727) with a value of 1K0R402. These resistors are connected to a common node labeled VCC3, which is also connected to a ground symbol. A cyan circle highlights the resistors and the VCC3 node.

PCB Revision Control

0A -	1111
0B -	1110
10 -	1101
20 -	1100

A purple oval highlights the 10 - 1101 and 20 - 1100 rows. A cyan circle highlights the 20 - 1100 row.

CHANGE FOR V2.0 ( 04.25)

Modify audio power circuit 2005.10.3

CHANGE AUDIO5 TO VCC5 IN V2.6 [04.25]

VCC5

VCC3

AUD1

SPOFO

LEF OUT

CEN OUT

AUD\_GPIO21

SIDE L

SIDE R

F2X7\_black

HTX4\_black-RH

AMP L+



AMP L-

AMP R+

AMP R-


JAMP1


ADD PIN13,PIN14 FOR 7.1CH:  
IT NEEDS TO APPLY 2X9 PIN HEADER FOR ROHS  
NEW-PN AND NEW FOOTPRINT  
07.13.06'  
2X9 CHANGE TO ONE 2X7 AND ONE 1X4  
2X7 PIN HEADER FOR ROHS SHOULD APPLY  
NEW-PN AND NEW FOOTPRINT  
07.17.06'


[illegible]


GAIN1	GAIN0	AV(dB)
0	0	15.3
0	1	21.2
1	0	27.2
1	1	31.8
























# ACPI Controller

**3VSB MODE SELECT**

3VSB MODE	3VOLDCE#
SINGLE MOSFET	PULL HIGH
DUAL MOSFET	PULL LOW

**VDIMM LINEAR or PWM SELECT**

VDIMM MODE	EXTRAM
LINEAR REGULATOR	PULL LOW
PWM REGULATOR	PULL HIGH


Irripple=20\*0.6\*0.8/1=9.6A  
2.22\*3\*1.7=11.322A>9.6A


High-side MOS  
AVL(RoHS):  
D03-75N022B-N03  
D03-06N030B-L14  
D03-80N021B-Q05

Irms (MAX) of VCC\_DDR=20A  
pop. 2006.5.26


Low-side MOS  
change to (RoHS):  
D03-4119N00-Q05  
05/19/06'

Connect to GND 2005.3.16











## PCI SLOT 1 (PCI VER: 2.2 COMPLY)




IDSEL = AD17  
MASTER = PREQ#1  
PIRQ#B

change the new PN in 2.0


## PCI PULL-UP / DOWN RESISTORS



## PCI SLOT DECOUPLING CAPACITORS




## POWER CIRCUIT FOR USB PORT 0,1,2,3 (REAR)





## REAR PANEL USB CONNECTOR FOR USB PORT 0,1



USB Interface  
Diff. Trace width 7.5 mils & 7.5 mils space.  
Diff. & other space 20 mils.  
Length matching: < 150 mils  
Ttrace length 0" to 17"



## REAR PANEL USB CONNECTOR FOR USB PORT 2,3






USB Interface  
Diff. Trace width 7.5 mils & 7.5 mils space.  
Diff. & other space 20 mils.  
Length matching: < 150 mils  
Ttrace length 0" to 17"



## MICRO-STAR INT'L CO., LTD.


Title	USB Connector		
Size	Document Number	Rev	
Custom	MS-9642 v2.0	1.0	
Date:	Thursday, May 10, 2007	Sheet	27 of 38

# 44 Pin IDE Connectors




## CPU FAN PWM MODE

Ver. C : Remove R23  
Ver. H : Solder R23




## SYS FAN 1 PWM MODE

Ver. C : Remove R333  
Ver. H : Solder R333








## SYS FAN 2 PWM MODE




MICRO-STAR IN'L CO., LTD.		
Title FAN & IDE Connectors		
Size B	Document Number MS-9642 v2.0	Rev 1.0
Date: Tuesday, May 08, 2007	Sheet 28	of 38

## Video Connector


PLACE CLOSE TO MCH



```
| To prevent mobile  
| chipset CRT  
| auto-disable issue.
```




J1 - LCD Power  
1-2 : VCC3 (Default)  
2-3 : VCC5




Remove Q35, Q36, R435, R437 because DDC pull high to 3.3V. 2006.5.26



## ATX Connector



Changed HDD+ from VCC5 to VCC3 because  
IC17 SATALED# need to pull high to VCC3.  
2005.11.8

## Intel Front Panel





R510, R394改为上件 04.24

RTS2#	RTS3#	RTS1#	Address	Entry Key
0	0	0	0x4E/0x4F	0x77
0	0	1	0x2E/0x2F	0x77
0	1	0	0x4E/0x4F	0xA0
0	1	1	0x2E/0x2F	0xA0
1	0	0	0x4E/0x4F	0x87
1	0	1	0x2E/0x2F	0x87
1	1	0	0x4E/0x4F	0x67
1	1	1	0x2E/0x2F	0x67

SOUT1 1 and DTR1# 0: UART 1 addr:0x3f8  
irq3; SOUT1 0 and DTR1# 1: UART 1  
addr:0x3e0 IRQ3; SOUT1 0 and DTR1# 0:  
UART 1 disabled.


SOUT2 1 and DTR2# 0: UART 2 addr:0x2f8  
irq4; SOUT2 0 and DTR2# 1: UART 2 addr:0x2e0  
IRQ4; SOUT2 0 and DTR2# 0: UART 2 disabled.

SOUT3 1: UART 3 addr:0x3e8 IRQ5; SOUT3  
0:UART 3 disabled.


SOUT4 1: UART 4 addr:0x2e8 IRQ9;  
SOUT4 0:UART 4 disabled.

DTR3# 1: Watch Dog Timer enabled and  
setting to 10 second when the clock  
input is 24Mhz. If the clock input is  
48Mhz, the timer is setting to 5  
second. DTR3# 0 :disabled.

## COM PORT 2




## COM PORT 4





CHANGE THE NEW PN AND FOOTPRINT FOR COM PORT 2~5



## COM PORT 3



## COM PORT 5





change the new PN and footprint in 2.0




MICRO-STAR INT'L CO., LTD.			
Title	COM PORT		
Size	Document Number	Rev	
Custom	MS-9642 v2.0	1.0	
Date:	Tuesday, May 08, 2007	Sheet	31 of 38



MANUAL PART



Optical Fiducial Marks



Mounting Holes





ICH7									
GPIO	Alt Func	Pin	I/O/NC	Power	PU	\$MI	Tp1	Default	Rickles Signal Name
GPIO[0]	BM_BUSY#	AB14	I	VCC3p3	N	Y	3.3	N/A	BM_BUSY#
GPIO[1]	PCIREQ[5]#	C8	I	V5REF	Y	N	5	N/A	PREQ#5
GPIO[2]	PIRQE#	G8	I	V5REF	Y	N	5	N/A	PIRQE#
GPIO[3]	PIRQE#	P7	I	V5REF	Y	N	5	N/A	PIRQE#
GPIO[4]	PIRQE#	F8	I	V5REF	Y	N	5	N/A	PIRQE#
GPIO[5]	PIRQE#	G7	I	V5REF	Y	N	5	N/A	PIRQE#
GPIO[6]	unmuxed	AC2	I	Vcc3p3	Y	Y	3.3	N/A	SIO_OVT#
GPIO[7]	BIOS_WP#	AC14	I	Vcc3p3	Y	N	3.3	N/A	BIOS_WP#
GPIO[8]	unmuxed	E21	I	VccSus3p3	Y	Y	3.3	N/A	VCC3_SB
GPIO[9]	unmuxed	E20	I	VccSus3p3	Y	N	3.3	N/A	LAN1_EN
GPIO[10]	unmuxed	A20	I	VccSus3p3	Y	N	3.3	N/A	LAN2_EN
GPIO[11]	SMBALERT#	B23	I	VccSus3p3	Y	Y	3.3	N/A	SMB_ALERT#
GPIO[12]	unmuxed	F19	I	VccSus3p3	Y	N	3.3	N/A	LAN3_EN
GPIO[13]	unmuxed	E19	I	VccSus3p3	Y	Y	3.3	N/A	SIO_PME#
GPIO[14]	NC	R4	I	VccSus3p3	Y	Y	3.3		NC
GPIO[15]	NC	E22	I	VccSus3p3	N	N	3.3	1	AT/ATX_SELECT
GPIO[16]	DPRSPLVR	AC22	O	Vcc3p3	N	N	3.3	1	DPRSPLVR
GPIO[17]	PCI_GNT[5]#	D8	O	Vcc3p3	N	N	3.3	1	NC
GPIO[18]	STPPCI#	AC20	O	Vcc3p3	N	N	3.3	1	NC
GPIO[19]	AMP_GAIN0	AH14	I	Vcc3p3	D	N	3.3	1	AMP_GAIN0
GPIO[20]	STPCPU#	AF21	O	Vcc3p3	N	N	3.3	0	NC
GPIO[21]	AMP_EN	AF19	I	Vcc3p3	N	N	3.3	0	AMP_EN
GPIO[22]	REQ4#	A13	I	Vcc3p3	N	N	3.3	0	REQ4#
GPIO[23]	LDRQ1#	AA5	O	Vcc3p3	N	N	3.3		NC
GPIO[24]	NC	B3	O	VccSus3p3	Y	N	3.3	1	NC
GPIO[25]	NC	D20	O	VccSus3p3	N	N	3.3	N/A	NC
GPIO[26]	EL_RSVD	A21	O	VccSus3p3	N	N	3.3	0	NC
GPIO[27]	EL_STAT0	B21	O	VccSus3p3	N	N	3.3	0	NC
GPIO[28]	EL_STAT1	E23	O	VccSus3p3	N	N	3.3	0	NC
GPIO[29]	OC#5	C3	I	VccsUS3p3	Y	N	3.3		VCC3_SB
GPIO[30]	OC#6	A2	I	VccsUS3p3	Y	N	3.3		VCC3_SB
GPIO[31]	OC#7	B3	I	VccsUS3p3	Y	N	3.3		VCC3_SB
GPIO[32]	CLKRUN#	AG14	O	Vcc3p3	N	N	3.3	1	NC
GPIO[33]	AZ_DOCK_EN#	AC14	O	Vcc3p3	N	N	3.3	1	AUXGPIO_DIR1
GPIO[34]	AZ_DOCK_RST#	U2	O	Vcc3p3	N	N	3.3	0	AUXGPIO_DIR2
GPIO[35]	SATACLKREC#	AD21	O	Vcc3p3	N	N	3.3	0	NC
GPIO[36]	AMP_GAIN1	AH19	I	Vcc3p3	N	N	3.3	0	AMP_GAIN1
GPIO[37]	NC	AE19	I	Vcc3p3	N	N	3.3	0	NC
GPIO[38]	unmuxed	AD20	I	Vcc3p3	Y	N	3.3	1	AUXGPIO_OE#
GPIO[39]	unmuxed	AE20	I	Vcc3p3	Y	N	3.3	1	NC
GPIO[48]	GN14#	A14	O	Vcc3p3	N	N	3.3	1	NC
GPIO[49]	H_PWRGD	AG24	OD	V_FSB_VTT	Y	N	3.3	1	H_PWRGD

Note: All inputs are sticky. The status bit remains set as long as the input was asserted for two clocks.  
GPI's are sampled on PCI clocks in S0/S1. GPIs are sampled on RTC clocks in S3/S4/S5.

FWH Note: FWH GPs should only be used for static options, do not put dynamic nets on these				
GPIO	Pin#	Power	Tol	Signal Name
FPGI[0]	6	Main	3.3	ATADET0
FPGI[1]	5	Main	3.3	pull-down
FPGI[2]	4	Main	3.3	pull-down
FPGI[3]	3	Main	3.3	pull-down
FPGI[4]	30	Main	3.3	pull-down

FPGI4,3,2,1 V2.0 1100

PCI Config.

DEVICE	MCP1 INT Pin	REQ#/GNT#	IDSEL	CLOCK
PCI Slot 1	PIROB PIROC PIROD PIROA	PCI_REQ#0 PCI_GNT#0	AD17	PCICLK0
Riser Card (PCI Slot 1)		PCI_REQ#1 PCI_GNT#1		PCICLK1

DDRII DIMM Config.


DEVICE	ADDRESS	CLOCK
DIMM 1	(000)	P_DDR0_A/N_DDR0_A P_DDR1_A/N_DDR1_A P_DDR2_A/N_DDR2_A

JUMPER SETTING


RTCRST	(1-2) CLEAR	(2-3) NORMAL
--------	-------------	--------------

PCI Reset


DEVICE	Device
PLTRST# (ICH7M)	MS-7
PCIRST_ICH7# (ICH7M)	PCI Slot1
PCI_E_RST# (MS-7)	LAN Controller
HD_RST# (MS-7)	PCI-E X16 Slot IDE1
DEV_RST# (MS-7)	945GM(GMCH) Clock Gen Firmware Hub Super IO



# MS-9642 CLOCK BLOCK DIAGRAM







ADD R724,725,726,727,REMOVE RN16 FOR V2.0 IN P15 (04.25)  
JAUD1 PIN1 CONNECT TO VCC5 (04.25)

ADD IN5817 FOR SYS,CPU,AUX FAN CONNECTER (04.25)

R717,718,486,495 CHANGE TO RESERVE (04.25)

POLY SWITCH CHANGE THE NEW PN FOR 2.0A CURRENT ,FS4,6,7 (04.25)

GLAN3 CHANGE TO RESERVED (04.25)

R74 STUFF,R80,RESERVED (04.25)

add 2 copper in p16 (04.27)

remove R717,718,486,495 (04.27)

ADD 0.1UF FOR PU1

C53,C74,C321,C266,C359,C84,C38,C56 上件0.1uF

L4,L5,L6上件120nH

C70,C78,C80不上件 FOR EMI (04.27)

FS5 CHANGE TO D08-0200230-R02 (04.27)

R11-0103022-W08 change to R11-0103012-W08  
R11-0472022-W08 change to R11-0472012-W08  
R11-0273022-W08 change to R11-0273012-W08  
CPU\_RMI change to E91-0000084-L06