

SM4A

4-Bit Microcomputer (LCD Driver)

■ Description


The SM4A is a CMOS 4-bit microcomputer which integrates a 4-bit parallel processing function, a 2,268-byte ROM, a 96-word RAM, a 15-stage divider, and a 68-segment LCD driver circuit in a single chip.

This microcomputer is applicable to the system having multiple LCD segment, with low power consumption.


■ Features

1. CMOS process
2. ROM capacity: $2,268 \times 8$ bits
3. RAM capacity: 96×4 bits
4. Instruction set: 54
5. Subroutine nesting: 1 level
6. Instruction cycle: $61 \mu s$ (TYP.)
7. Input/output ports
 - I/O ports: 4
 - Input ports: 6
 - Output ports: 4
 - LCD output ports: 34 for segment
2 for common
8. On-chip clock divider
9. On-chip crystal oscillator
10. External RAM access
11. LCD driver circuit
(68-segment, 1/2 bias, 1/2 duty)
12. Standby function
13. Single power supply: $-3V$ (TYP.)
14. 60-pin QFP (QFP60-P-1414)

■ Pin Connections



Block Diagram



Pin Description

Symbol	I/O	Circuit type	Function
K ₁ -K ₄	I	Pull down	Acc \leftarrow K ₁ -K ₄
α	I	Pull down	Set by \uparrow , reset after test instruction execution
β	I	Pull down	Input signal is held for 1 instruction cycle, test possible
DIO ₁ -DIO ₄	I/O	3-state output	Acc $\leftarrow\rightarrow$ DIO ₁ -DIO ₄
R ₁ -R ₄	O	Complementary	R ₁ -R ₄ \leftarrow Acc
O ₁₁ -O ₄₈ OS ₁ , OS ₂	O		W and W' registers output: used for LCD segment output
H ₁ , H ₂	O		3-state level output possible, used for LCD common output
BA	I	Pull up	For test the input signal of High or Low
T ₁ , T ₂	I		For test (Connected to V _{DD} normally)
ACL	I		Auto clear
OSC _{IN} , OSC _{OUT}			For clock oscillation
V _M			Power supply for LCD driver
GND, V _{DD}			Power supply for logic circuit

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Note
Pin voltage	V _{DD}	-3.5 to +0.3	V	1
	V _M	-3.5 to +0.3	V	
	V _{IN}	V _{DD} -0.3 to +0.3	V	
Operating temperature	T _{opr}	-5 to +55	°C	
Storage temperature	T _{stg}	-55 to +150	°C	

Note 1: The maximum applicable voltage on any pin with respect to GND.

Recommended Operating Conditions

Parameter	Symbol	Rating	Unit
Supply voltage	V _{DD}	-3.2 to -2.6	V
	V _M	V _{DD} /2 (TYP.)	V
Oscillator frequency	f _{osc}	32.768 (TYP.)	kHz



Electrical Characteristics

(V_{DD}=-3.2 to -2.6V, Ta=25°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Input voltage	V _{IH1}		-0.6			V	1
	V _{IL1}				V _{DD} +0.6	V	
	V _{IH2}		-0.3			V	2
	V _{IL2}				V _{DD} +0.3	V	
Output voltage	V _{OH1}	I _{OUT} =50 μA to V _{DD}	-0.5			V	3
	V _{OL1}	I _{OUT} =5 μA to GND			V _{DD} +0.5	V	
	V _{OH2}	I _{OUT} =50 μA to V _{DD}	-0.5			V	4
	V _{OL2}	I _{OUT} =30 μA to GND			V _{DD} +0.5	V	
	V _{OH3}	I _{OUT} =50 μA to V _{DD}	-0.5			V	5
	V _{OL3}	I _{OUT} =50 μA to GND			V _{DD} +0.5	V	
	V _{OA}	No load	-0.3			V	6
	V _{OB}	V _{DD} =-3.0V V _M =-1.5V		-1.5		V	
Output current	V _{OC}				-2.7	V	
	I _{SO}	V _{OUT} =-0.2V	100			μA	7
Supply current	I _{SIN}	V _{OUT} =V _{DD} +0.2V	100			μA	
	I _{DA}	During full-range operation		50	100	μA	
	I _{DS}	When system clock is stationary			10	20	μA

Note 1: Applied to pins K₁, K₂, K₃, K₄, α, β

Note 2: Applied to pin ACL

Note 3: Applied to pins O₄₈-O₁₁, O_{S1}, O_{S2}

Note 4: Applied to pins DIO₁-DIO₄

Note 5: Applied to pins R₂, R₃, R₄

Note 6: Applied to pins H₁, H₂

Note 7: Applied to pin R₁

■ Pin Functions

(1) K₁-K₄ (Inputs)

The input ports K₁-K₄ are connected to the accumulator Acc. The contents of the K₁-K₄ are loaded into the Acc.

(2) α, β (Inputs)

The input ports α and β can be independently tested. The α input latches the α F/F at the rising edge of the input, and can be tested by the TA instruction. The α F/F is reset after the test. The β is used to put the input signal into the β F/F for the interval of one instruction, and can be tested by the TB instruction.

(3) DIO₁-DIO₄ (I/O ports)

The DIO₁-DIO₄ pins normally output the contents of the F₁-F₄ F/F. The F₁-F₄ F/F data can be changed on transferring the accumulator Acc by the ATF instruction. Connecting the DIO₁-DIO₄ with the Acc allows the data transfer between the Acc and an external RAM by the READ and WRITE instructions. The output buffer of the F₁-F₄ F/F is designed to be a three-state output, and it is kept high impedance when the DIO input is loaded into the Acc by the READ instruction.

(4) R₁-R₄ (Outputs)

Connecting the DIO₁-DIO₄ with the Acc outputs the contents of the Acc. And selecting the programmable logic array PLA generates a sound output, and allows a segment output on pins O_{S3} and O_{S4}.

(5) O_{ij} (i=1 to 4, j=1 to 8), O_{S1}, O_{S2} (Outputs)

34-bits of output ports O_{ij}, O_{S1} and O_{S2} are used to output the contents of the static shift register W'_{in}, W_{in} (i=1 to 4, n=0 to 8). The output signal can be used as a segment signal for a 1/2 duty scheme, and a strobe signal for the key-scan, according to the display mode. These ports output the address of the external RAM upon execution of the READ or WRITE instruction.

(6) H₁, H₂ (Output)

The H₁ and H₂ are used to output the common signal of an LCD with 1/2 bias, 1/2 duty scheme in a three output level including V_{DD}, GND and V_M.

(7) BA (Inputs)

The BA pin is used to test the input level of High or Low by instructions.

■ Hardware Configuration

(1) Program memory (ROM)

The on-chip ROM has a 2,268 byte organized as 36 pages \times 63 steps \times 8 bits. The program counter consists of 1-bit registers C_X and C_A , a 4-bit register P_U , and a 6-bit polynomial counter P_L . The P_L is used to specify the steps, the P_U specify the pages, and the C_A specify the fields. The C_X register is only used to specify the subroutine pages.

→Field		
$C_X=0$		$C_X=1$
$C_A=0$	$C_A=1$	—
0	16	32
1	17	33
2	18	34
3	19	35
4	20	
5	21	
6	22	
7	23	
8	24	
9	25	
10	26	
11	27	
12	28	
13	29	
14	30	
15	31	

↓
Page

Fig. 1 ROM configuration (fields and pages)

(2) Data memory (RAM)

Data memory has a 6×16 word \times 4-bit configuration, and is addressed by a 4-bit B_L and a 4-bit B_M .

(3) Oscillator circuit

An on-chip crystal oscillator allows the oscillation with the external circuit shown in Fig. 3.




Fig. 3

(4) Divider

A 15-stage resettable divider outputs a 1 Hz signal at the lowest stage when a 32.768kHz crystal oscillator is used. The output on each stage can be loaded into the accumulator Acc on an 4-bit basis.

(5) Reset function (ACL)

An on-chip reset circuit may sometimes require a capacitor between the ACL pin and GND pin. It takes 1 sec on an internal timer from the beginning of oscillation to clear the ACL mode when power on.

BM_3	0		1			
BM_2	0	0	1	1	—	
BM_1	0	1	0	1	0	1
B_L	0					
	1					
	2					
	3					
	4					
	5					
	6					
	7					
	8					
	9					
	10					
	11					
	12					
	13					
	14					
	15					

X Y Z M U T

Fig. 2 RAM configuration

■ Instruction Set

Mnemonic	Machine code							Operation	
	I ₈	I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	
SBM					02				1→B _{M3} (B _{M3} =1 for next step only)
LB					40-4F				I ₄ , I ₃ →B _{L2} , B _{L1} I ₂ , I ₁ →B _{M2} , B _{M1}
LBL				5F					I ₈ -I ₅ →B _{M4} -B _{M1} I ₄ -I ₁ →B _{L4} -B _{L1}
INCB				00-FF					
INCB				64					B _L +1→B _L if B _L =a; skip
DECB				6C					B _L -1→B _L if B _L =b; skip
RM				04-07					0→Mi (i=I ₂ I ₁)
SM				0C-0F					1→Mi (i=I ₂ I ₁)
ATPL				03					Acc→P _{L4} -P _{L1}
ADD				08					Acc+M→Acc
ADD11				09					Acc+M+C→Acc C ₄ →C if C ₄ =1; skip
COMA				0A					Acc→Acc
EXBLA				0B					Acc↔B _L
EXC			10-13						Acc↔M B _{M2} , B _{M1} ⊕I ₂ , I ₁ →B _{M2} , B _{M1}
EXCI			14-17						Acc→M B _{M2} , B _{M1} ⊕I ₂ , I ₁ →B _{M2} , B _{M1} B _L +1→B _L if B _L =a; skip
EXCD			1C-1F						Acc→M B _{M2} , B _{M1} ⊕I ₂ , I ₁ →B _{M2} , B _{M1} B _L -1→B _L if B _L =b; skip
LDA			18-1B						M→Acc B _{M2} , B _{M1} ⊕I ₂ , I ₁ →B _{M2} , B _{M1}
LAX			20-2F						I ₄ -I ₁ →Acc
ADX			30-3F						I ₄ -I ₁ +Acc→Acc if C ₄ =1; skip
DC			3A						10+Acc→Acc
DTA			5E						DIV→Acc
DTA			04-07						
ROT			6B						C→A ₄ →A ₃ →A ₂ →A ₁ →C
ATBP			01						Acc→Bp
ATW			5D						Acc→W' _{i8} (i=1 to 4) W' in Right Shift (i=1 to 4, n=7 to 0)
PATW			00						Acc→W' _{i8} W' _{i8} →W' _{i7} (i=1 to 4)
ATF			60						Acc→F
ATR			61						Acc→R
READ			68						DIO→Acc
WRITE			69						Acc→DIO
KTA			6A						K _i →Acc
RC			66						0→C
SC			67						1→C

Mnemonic	Machine code								Operation
	I ₈	I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	
TW					5C				W' _{in} → W _{in} (i=1 to 4, n=8 to 0)
PTW					59				W' _{in} → W _{in} (i=1 to 4, n=8,7)
WR					62				0 → W' ₄₈ W _{in} Right Shift
WS					63				1 → W' ₄₈ W _{in} Right Shift
IDIV					65				0 → DIV
TA					50				if α = 1; skip
TB					51				if β = 1; skip
TC					52				if C=0; skip
TAM					53				if Acc=M; skip
TM					54-57				if Mi=1 (i=I ₂ I ₁); skip
TA0					5A				if Acc=0; skip
TABL					5B				if Acc=B _L ; skip
TIS					58				if 1S=0; skip
② TAL					5E				if BA=1; skip
					02				
② CEND					5E				Clock stop
					00				
② ST					5E				1 → T
					03				
COMCB					6D				C _B → C _B
SSR					70-7F				I ₄ -I ₁ → S _{U4} -S _{U1} 1 → E (next step only)
TR0					80-BF				if R=0; I ₆ -I ₁ → P _{L6} -P _{L1} S _U → P _U C _B → C _A
									if R=1; I ₆ -I ₁ → P _{L6} -P _{L1}
TR1					C0-FF				if R=0, E=0; I ₆ -I ₁ → P _{L6} -P _{L1} 0 → P _U → S _U P _L +1 → S _L 1 → R 1 → C _A → C _S 1 → D
									if R=0, E=1; I ₆ -I ₁ → P _{L6} -P _{L1} P _U ↔ S _U P _L +1 → S _L C _B → C _A → C _S 1 → R
RTN0					6E				C _S → C _A S _U → P _U S _L → P _L 0 → R
RTN1					6F				C _S → C _A S _U → P _U S _L → P _L 0 → R skip next step
JUMP					00-FF				if D=1 I ₈ -I ₆ → P _{U4} , P _{U3} , P _{U1} I ₅ -I ₁ → P _{L5} -P _{L1}

2

■ System Configuration Example (Radio PLL controller)

