

N-Channel 12 V (D-S) MOSFET

DESCRIPTION


The attached SPICE model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 °C to 125 °C temperature ranges under the pulsed 0 V to 5 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

CHARACTERISTICS

- N-channel vertical DMOS
- Macro model (subcircuit model)
- Level 3 MOS
- Apply for both linear and switching application
- Accurate over the -55 °C to 125 °C temperature range
- Model the gate charge

SUBCIRCUIT MODEL SCHEMATIC



Note

- This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits









SPECIFICATIONS (T _J = 25 °C, unless otherwise noted)					
PARAMETER	SYMBOL	TEST CONDITIONS	SIMULATED DATA	MEASURED DATA	UNIT
Static					
Gate-source threshold voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA	0.50	-	V
Drain-source on-state resistance ^a	R _{DS(on)}	V _{GS} = 4.5 V, I _D = 0.5 A	0.27	0.27	Ω
		V _{GS} = 2.5 V, I _D = 0.2 A	0.32	0.31	
		V _{GS} = 1.8 V, I _D = 0.1 A	0.38	0.37	
		V _{GS} = 1.5 V, I _D = 0.1 A	0.44	0.42	
		V _{GS} = 1.2 V, I _D = 0.05 A	0.55	0.55	
Forward transconductance ^a	g _{fs}	V _{DS} = 6 V, I _D = 0.5 A	2	1.6	S
Diode forward voltage	V _{SD}	I _S = 0.5 A	0.70	0.70	V
Dynamic ^b					
Input capacitance	C _{iss}	V _{DS} = 6 V, V _{GS} = 0 V, f = 1 MHz	29	21	pF
Output capacitance	C _{oss}		14	13	
Reverse transfer capacitance	C _{rss}		8	7	
Total gate charge	Q _g	V _{DS} = 6 V, V _{GS} = 4.5 V, I _D = 0.5 A	0.32	0.47	nC
Gate-source charge	Q _{gs}		0.04	0.04	
Gate-drain charge	Q _{gd}		0.07	0.09	

Notes

- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2 %
- b. Guaranteed by design, not subject to production testing



COMPARISON OF MODEL WITH MEASURED DATA ($T_J = 25\text{ }^\circ\text{C}$, unless otherwise noted)



Note

- Dots and squares represent measured data

Copyright: Vishay Intertechnology, Inc.