I have been reading some app notes from various manufacturers (Microchip, Atmel, ISSI) and they all implicitly show - in flow diagrams or example code - a full SPI transaction cycle (toggling CS, issuing RDSR command, etc) for polling the status register.
This seems... needlessly inefficient. Surely it can't be just ST EEPROMs that facilitate polling by continuous clocking, can it?