Author Topic: PNP saturation test the pulse delay  (Read 227 times)

0 Members and 1 Guest are viewing this topic.

Offline john23Topic starter

  • Regular Contributor
  • *
  • Posts: 97
  • Country: aq
PNP saturation test the pulse delay
« on: Yesterday at 08:31:42 am »
Hello,I have attached two LTSPICE files.There are two kinds of plots,saturated and non saturated shown below.
I dont understand where is the significant delay in the signal in the saturated state.
How can i see that there is stretch in the non saturated PNP?

 

Offline David Hess

  • Super Contributor
  • ***
  • Posts: 17006
  • Country: us
  • DavidH
Re: PNP saturation test the pulse delay
« Reply #1 on: Yesterday at 11:00:03 am »
During saturation, excessive minority carriers are injected into the base.  When the transistor is then shut off, the excessive minority carriers keep it turned on until they are removed, either by being swept out of the base or by their limited lifetime.  The result is a delay time which is added to the off time.

 

Offline wasedadoc

  • Super Contributor
  • ***
  • Posts: 1558
  • Country: gb
Re: PNP saturation test the pulse delay
« Reply #2 on: Yesterday at 01:50:49 pm »
One of the "tricks" in LSTTL is the effective placing of a Schottky diode from base to collector.  Helps divert what would be excessive base current (ie carriers) through the collector instead. https://en.wikipedia.org/wiki/Schottky_transistor
 

Offline john23Topic starter

  • Regular Contributor
  • *
  • Posts: 97
  • Country: aq
Re: PNP saturation test the pulse delay
« Reply #3 on: Yesterday at 02:40:41 pm »
Hello,I cannot see in the plots the ,Could you show in my plots where is the delayed off time?
How can i see in my plots a situation with no delayed off time?
Thanks.
 

Online Ian.M

  • Super Contributor
  • ***
  • Posts: 13005
Re: PNP saturation test the pulse delay
« Reply #4 on: Yesterday at 03:06:03 pm »
For easier comparison, your 'no-saturation' and saturation circuits in a single sim,  together with a circuit implementing wasedadoc's suggestion to use Schottky clamping to desaturate by diverting excess base current.

N.B.  your 'no-saturation' circuit is impractical (even driving a current controlled load with negligible voltage drop) as at lower Rext it grossly exceeds the MMDT3906 IC(max) of 200mA, and also the load current will have large variations from device to device and with temperature.
 

Offline john23Topic starter

  • Regular Contributor
  • *
  • Posts: 97
  • Country: aq
Re: PNP saturation test the pulse delay
« Reply #5 on: Yesterday at 03:39:13 pm »
Hello Ian, could you reccomend a shottky diode i could use to desaturate my PNP?
Thanks.
 

Online Ian.M

  • Super Contributor
  • ***
  • Posts: 13005
Re: PNP saturation test the pulse delay
« Reply #6 on: Yesterday at 05:42:34 pm »
Simply use your supplier's parametric search for one with the smallest junction capacitance with adequate reverse voltage and forward current (average at your worst case duty cycle), in a package you are happy with.  Generally higher current diodes will have greater junction capacitance and if the diode has too much junction capacitance it can slow down the switching speed considerably as its effect on the base circuit is multiplied by the Miller effect.
 


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf