Author Topic: Design Feedback - High Voltage Amplifier Output Stage  (Read 2857 times)

0 Members and 1 Guest are viewing this topic.

Offline Matt CoatesTopic starter

  • Contributor
  • Posts: 35
  • Country: gb
Design Feedback - High Voltage Amplifier Output Stage
« on: March 08, 2024, 02:25:10 pm »
Hi all,


I'm currently designing a high voltage amplifier for use with a piezo actuator. Electrically this actuator is equivilent to a 10uF capacitor. My design is based on the ADHV4702-1 evaluation board.

https://www.analog.com/media/en/technical-documentation/user-guides/eval-adhv4702-1cpz-ug-1444.pdf

I've added a unity gain output stage to allow for a higher load current (0.1A). I've also added a shutdown feature such that when SHUTDOWN_EN goes to 5V the amplifier is disabled and the output load discharges. For my appplication it is important the the output actuator can discharge/close in around 1ms during a shutdown event.

Any feedback on the topology/values would be much appreciated! My main concern is making sure that Vgs remains within 20V during shutdown - the 1M may be too large to allow the gate to discharge at the same rate as the output load, though the larger this value becomes the less the FET is contributing to the output current.

For reference the FET Q2 is a linear FET with a SOA that can handle 1A at 200V Vds (and 7A for 1ms). It has a input capacitance of 4nF (at 1MHz). The 39R discharge resistors can withstand 70W for 1ms.

Thanks!

Offline mawyatt

  • Super Contributor
  • ***
  • Posts: 3933
  • Country: us
Re: Design Feedback - High Voltage Amplifier Output Stage
« Reply #1 on: March 08, 2024, 04:31:13 pm »
Check the stability of the loop when driving piezo loads, as you noted they are highly capacitive!!

Also, note that your output is basically unipolar and can't sink much current.

Best,
« Last Edit: March 08, 2024, 04:33:19 pm by mawyatt »
Curiosity killed the cat, also depleted my wallet!
~Wyatt Labs by Mike~
 

Offline PartialDischarge

  • Super Contributor
  • ***
  • Posts: 1625
  • Country: 00
Re: Design Feedback - High Voltage Amplifier Output Stage
« Reply #2 on: March 08, 2024, 05:58:26 pm »
I would add a back to back zener+ diode, or just a diode, to prevent excess negative voltages at Vgs.
Also note that the minimum out voltage of that opamp would be 2V which could be enough to turn on the FET
« Last Edit: March 08, 2024, 06:00:58 pm by PartialDischarge »
 

Offline profdc9

  • Frequent Contributor
  • **
  • Posts: 334
  • Country: us
Re: Design Feedback - High Voltage Amplifier Output Stage
« Reply #3 on: March 08, 2024, 10:45:43 pm »
I have a design for a discrete high voltage op-amp

https://github.com/profdc9/HighVoltageOpAmp

It uses 2N5401/2N5551 transistors and it can use different TO-220 output transistors if more current sourcing is needed (e.g. MJE15032/MJE15033).

It is designed as the front end for an audio amplifier but it could be used for a piezo if a series resistor is used to limit the output current to the piezo capacitance (perhaps 10 ohms).



 


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf