Author Topic: DC/DC Regulator Design Questions  (Read 2857 times)

0 Members and 1 Guest are viewing this topic.

Offline treeTopic starter

  • Regular Contributor
  • *
  • Posts: 235
  • Country: us
DC/DC Regulator Design Questions
« on: July 31, 2014, 01:52:18 am »
I'm using the TPS54560 regulator from TI which has a built in switch. I'm reading equations 45 and 46 in the datasheet and trying to figure out how those equations were derived. I'm really scratching my head on the derivation/explanation for these two. I'd love some help here!

Thanks.
 

Online T3sl4co1l

  • Super Contributor
  • ***
  • Posts: 22343
  • Country: us
  • Expert, Analog Electronics, PCB Layout, EMC
    • Seven Transistor Labs
Re: DC/DC Regulator Design Questions
« Reply #1 on: July 31, 2014, 07:07:43 am »
45 is just the geometric average (which is more relevant to ratiometric figures than an arithmetic average, though they produce nearly the same result for close inputs, say within 10% of each other) of modulator pole and half the switching frequency (which, IIRC, is the RHP zero of the peak current mode controller).  So you want to have cutoff below that dangerous zero, and the other part, the pole, suggests how much.

46 takes the cutoff frequency and voltage gain and, based on the error amp characteristics (i.e., Gm), turns that into a resistance.  The figure 2*pi*f_co*C_OUT is the conductance of the filter cap at the desired cutoff frequency, taken as a ratio with the power stage transconductance.  In other words, the dimensionless ratio which is the loop gain from C_OUT back to the power stage.  This, in turn, is multiplied by another dimensionless ratio, V_OUT / V_REF, which is the voltage gain of the system.  Finally, 1/gmea is the appropriate scaling factor that brings it back to units of ohms.

FWIW, in my opinion, it's hardly worth calculating compensation values.  You'll only end up tweaking them later anyway.

Tim
Seven Transistor Labs, LLC
Electronic design, from concept to prototype.
Bringing a project to life?  Send me a message!
 

Offline jakeypoo

  • Regular Contributor
  • *
  • Posts: 56
  • Country: ca
Re: DC/DC Regulator Design Questions
« Reply #2 on: July 31, 2014, 01:27:51 pm »
5A built in switch? Very nice.

Just my 2 cents, use the WEBENCH tool to get your part values. You can go in and change your L and C values and it will spit out values for compensation components. But like Tim said, you end up tweaking those if you need to anyway.

WEBENCH usually over specs things like voltage and power ratings of external components, so then you can go and select your preferred inductor and diodes.
 

Offline treeTopic starter

  • Regular Contributor
  • *
  • Posts: 235
  • Country: us
Re: DC/DC Regulator Design Questions
« Reply #3 on: July 31, 2014, 01:57:36 pm »
I understand that you'd tweak the values, but these formulas give you a nice starting spot. I'd like to be able to understand them if possible since the datasheet doesn't explain them.

I understand that equation 45 represents the geometric mean, but I guess I should have phrased my question differently. For instance, I know where Fco1 arose from, but have no idea where Fco2 came from. Why do you use fp(mod) and HALF the switching frequency to compute Fco2?

I had figured out how to derive equation 46 last night right before I fell asleep, but I don't understand why Fco was used in that equation. By extension, I have no idea why fp(mod) was used in 47, although I understand how to compute the value of C5.

EDIT: I think the reason why Fp(mod) is used to compute C5 is so that you place a compensation zero at approximately the output pole (or as the datasheet refers to it, modulator pole).
« Last Edit: July 31, 2014, 02:02:33 pm by tree »
 

Online T3sl4co1l

  • Super Contributor
  • ***
  • Posts: 22343
  • Country: us
  • Expert, Analog Electronics, PCB Layout, EMC
    • Seven Transistor Labs
Re: DC/DC Regulator Design Questions
« Reply #4 on: July 31, 2014, 11:12:23 pm »
I don't remember the entire analysis, but this might give some ideas;
http://www.ee.bgu.ac.il/~pel/pdf-files/conf45.pdf
As PWM rises (and, in turn, Vo/Vi or loop gain, in a typical BCM range converter), the number of pulse widths produced begins to bifurcate repeatedly.  The onset of the first bifurcation happens to come out as a RHP zero, or something like that, and is a limiting factor in the loop response of peak current mode converters (because, after passing that zero through the feedback loop equation, it can become a RHP pole).

Or, put differently: the onset of chaos results in an apparent alternating duty cycle.  Every other cycle, meaning, the resulting ripple occurs at Fsw/2.

Tim
Seven Transistor Labs, LLC
Electronic design, from concept to prototype.
Bringing a project to life?  Send me a message!
 

Offline treeTopic starter

  • Regular Contributor
  • *
  • Posts: 235
  • Country: us
Re: DC/DC Regulator Design Questions
« Reply #5 on: July 31, 2014, 11:17:36 pm »
Which question are you answering, Tim?

This shows that what you said is a bit over my head.
 

Online T3sl4co1l

  • Super Contributor
  • ***
  • Posts: 22343
  • Country: us
  • Expert, Analog Electronics, PCB Layout, EMC
    • Seven Transistor Labs
Re: DC/DC Regulator Design Questions
« Reply #6 on: August 01, 2014, 04:15:22 am »
Oh, regarding the Fsw/2 part.

Don't feel bad, I've not done the analysis myself.  And like I said, I don't really care, because I just compensate them by hand anyway. :P

Tim
Seven Transistor Labs, LLC
Electronic design, from concept to prototype.
Bringing a project to life?  Send me a message!
 

Offline treeTopic starter

  • Regular Contributor
  • *
  • Posts: 235
  • Country: us
Re: DC/DC Regulator Design Questions
« Reply #7 on: August 01, 2014, 04:18:52 am »
I've been playing around with it at the bench as well, but it'd be nice to understand the formulas. Thanks for your help.
 


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf