EEVblog Electronics Community Forum
A Free & Open Forum For Electronics Enthusiasts & Professionals
Welcome,
Guest
. Please
login
or
register
.
Did you miss your
activation email
?
1 Hour
1 Day
1 Week
1 Month
Forever
Login with username, password and session length
This topic
This board
Entire forum
Google
Bing
Home
Help
Search
About us
Links
Login
Register
EEVblog Electronics Community Forum
»
Electronics
»
Projects, Designs, and Technical Stuff
»
A Look-Ahead Clock Gating Based on Auto-Gated Flip-Flops
« previous
next »
Print
Search
Pages: [
1
]
Go Down
Author
Topic: A Look-Ahead Clock Gating Based on Auto-Gated Flip-Flops (Read 1018 times)
0 Members and 1 Guest are viewing this topic.
promach
Frequent Contributor
Posts: 877
Country:
A Look-Ahead Clock Gating Based on Auto-Gated Flip-Flops
«
on:
November 14, 2020, 02:12:10 am »
In figure 6 of Shmuel Wimer’s paper :
A Look-Ahead Clock Gating Based on Auto-Gated Flip-Flops
, negedge-triggered FF''' does not justify the need for negation bubble after X''' output ?
Logged
Print
Search
Pages: [
1
]
Go Up
« previous
next »
Share me
Smf
EEVblog Electronics Community Forum
»
Electronics
»
Projects, Designs, and Technical Stuff
»
A Look-Ahead Clock Gating Based on Auto-Gated Flip-Flops
There was an error while thanking
Thanking...
EEVblog Main Site
EEVblog on Youtube
EEVblog on Twitter
EEVblog on Facebook
EEVblog on Odysee