Are you measuring jitter with a logic analyzer? that isn't necessarily related to the theory. A theory is that the rising edge is created by a pullup resistor so the signal rises slowly. this creates a longer period of uncertainty in the logic levels. Conversely, the falling edge is created by a fet turning on and the signal drops quickly, transitioning through the levels more quickly. this is just an idea, I am not an expert.