FPGA

Verilog module with SPI needs to read AXI

Fractional-N frequency synthesis does not work on Mach XO2 FPGA

clock gen on fpga simulates correctly but doesnt work in hardware.

SPWM in verilog timing issue

Odd connectivity/signal integrity issues with FMC VITA FPGA connector

xilinx xc4000 - anyone worked on it?

Altera 7000 dev board

Xilinx XC2064 Development Board

Is there any standard reference designs for a high speed inter-FPGA bridge?

« 1 2  All »

Xilinx FPGA, PCI-Express, ARM Cortex A - anyone got experience with that setup?

Trouble programming a lattice ice stick with diamond 3.10 programmer

Achronix Speedster7t FPGAs

Tools and Design Flows for DSP Algorithm Implementation in Xilinx FPGAs

Reasonably priced FPGA dev board that has RF i/o?

Old Altera flex10K, looking for a board schematic

Should I use an FPGA for this project?

[FPGA] From zero to DVB parsing

« 1 2  All »

Cyclone FPGA question

Innovate FPGA Design Contest

Access BRAM linearly

Kintex-7 FPGA board with DDR3 memory and pci-e

« 1 2  All »

DK-DSP-2S60N : ALTERA Stratix II DSP Development Board - anyone have a CD?

Making an auto tune device with fpga.

Altera ROM M9k [Solved]

FFT core for FPGA

EP4CE6E22C8N Development Board - Documentation Help

Understanding FPGA timing optimisation

FPGA Training Courses? Vivado and SystemVerilog?

Heber Pluto 6 embedded gaming machine control board with Coldfire and FPGA

Fast data transfer between FPGA (Xilinx Spartan 6) and 30 microcontrollers

« 1 2  All »

VHDL SPI core

Altera Software Dongle Teardown

« 1 2  All »

Need help with Altera NIOS II processors.

FPGA: Please help set up set_output_delay constraints

Advice on an FPGA project

« 1 2  All »

Example of using Xilinx memory interface?

FPGA text overlay on HDMI - can't meet timing

UPD70F3366

Xilinx clocking wizard - Requested frequency vs actual frequency

How to use MachXO2 breakout board to configure an FPGA on a custom board?