The UART will be much slower than the FPGA, so you run a risk of missing transitions, or at least introducing latency.
Consider time stamping the events at putting them into a FIFO to be streamed through the UART.
Oh, and pay due attention.to synchonizing and debouncing your inputs.