










User supplied Pixel Clock,
 Pixel Clock 2x speed,
 And a reset in the Pixel Clock domain.
 Supplied by 'BrianHG_GFX_PLL_is0_o216_o297.sv'
 In the 'BrianHG_DDR3_DECA_Show_1080p_DDR3_HWREGS_v16' demo.

Legend:
 Remarks/Information
 Input Port
 Output Port
 Bidirectional Port



BrianHG_GFX_Layer_mixer.sv: Assuming parameters SDI_LAYERS=8 and PDI_LAYERS=8, here is an illustration of how to set the CMD_SDI_layer_swap[0:7] and CMD_PDI_layer_swap[0:7].

Input from each PDI line buffer

Each CMD_SDI_layer_swap[x] where bits [2:0] will 'XOR' swap the source green input channel number to the output red channel number and bits [6:4] will perform an 'ADD' offset from input To output channel number. IE: A horizontal swap.

After the each CMD_SDI_layer_swap[x], a vertical swap is performed using the CMD_PDI_layer_swap[x] for each new SDI_LAYER position. This 'vertical' swap has a separate control for each SDI_LAYER. Bits [2:0] logically 'XOR' the vertical address position while bits [6:4] perform an 'ADD' offset to the vertical position.

New output for each PDI layer to be sent to the Alpha Blend Layer mixer. Layer 0x0 will be the top-most layer.

