Author Topic: EEVblog #1325 - OPAMP Shootout  (Read 11623 times)

0 Members and 1 Guest are viewing this topic.

Offline graybeard

  • Frequent Contributor
  • **
  • Posts: 442
  • Country: us
  • Consulting III-V RF/mixed signal/device engineer
    • Chris Grossman
Re: EEVblog #1325 - OPAMP Shootout
« Reply #25 on: August 12, 2020, 05:25:23 pm »
The OPs in dual OPs don't necessary match in offset of drift. They share the same process, but the OP designs itself are made in a way that with a perfectly symmetric process there would be no offset. So the offset of the individual OPs  is already from things like gradients or local defects and also thermal effects at the time when the offset was trimmed at the factory.

The effects of thermal EMF is surprisingly small, at least with things like CMOS switch chips.

Still thermals can be important. So for high precision it helps if the power is low. So the OPA189 may have more trouble at higher supply (and thus more heat).

The transistors in integrated circuits do not match perfectly.   They match much better than discrete devices ever have a hope of doing, but they always differ a bit.  The differences are typically larger as the devices are spaced further apart.  The amount variation will vary wafer to wafer and lot to lot.  Even devices that are side by side still have small differences.

 However you are correct that sometimes the biggest differences are due to thermal gradients in the operating circuit, not the usually small variations of close by device properties.

Online David Hess

  • Super Contributor
  • ***
  • Posts: 17117
  • Country: us
  • DavidH
Re: EEVblog #1325 - OPAMP Shootout
« Reply #26 on: August 12, 2020, 08:14:47 pm »
Precision matched transistors on a monolithic process use an interleaved layout to cancel out the effects of process variation.  For duals and quads which are advertised to have matched parameters, I think this means that a symmetrical and mirrored layout is used with all of the matched transistors interleaved with each other.

Matched transistors which use interleaving are not suitable for high frequency applications because of capacitive coupling between the transistors, and I suspect this affects short term settling time as well although long term setting time will be improved by better thermal balancing.
 


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf