Author Topic: Differential output impedance matching  (Read 511 times)

0 Members and 1 Guest are viewing this topic.

Offline veetiTopic starter

  • Contributor
  • Posts: 12
  • Country: fi
Differential output impedance matching
« on: July 26, 2020, 12:46:10 pm »
Hello

I Found really cool project of 6GHz radar https://hforsten.com/third-version-of-homemade-6-ghz-fmcw-radar.html

But i really can't uderstand his IF output solution from the mixer.

-Bias is done via 50ohm resistor, but chip output is 200ohm - doesn't it restrict it?
-If Mixer output impedance seems to be 200 Ohm and ADA4940-02 is set to have 1100 Ohm impedance
-I allso have tried to find filter calculator to verify/understand the filter design, but the only document which i have found is this https://www.analog.com/en/technical-articles/understanding-and-designing-differential-filters-for-communications-systems.html And from there i can't understand terms "normalized" C1 = 1.433, L2 = 1.594, C3 = 1.433




« Last Edit: July 26, 2020, 01:06:38 pm by veeti »
 

Offline David Hess

  • Super Contributor
  • ***
  • Posts: 16918
  • Country: us
  • DavidH
Re: Differential output impedance matching
« Reply #1 on: July 27, 2020, 01:59:35 am »
The datasheet you linked explains exactly what is happening.  The outputs are open collector (1) which means high impedance current outputs.  The output impedance is essentially set by the load resistance.  In a less critical application, simple 50 ohms pull-ups will yield a 100 ohm differential impedance which will work fine.

(1) They could be the collector of a cascode transistor for maximum performance.  If not, an external common base cascode stage could extract better performance.
« Last Edit: July 27, 2020, 02:01:18 am by David Hess »
 


Share me

Digg  Facebook  SlashDot  Delicious  Technorati  Twitter  Google  Yahoo
Smf